The performance of a concatenated successive cancellation scheme for CDMA up-link transmission in cellular mobile radio is presented. Both serial and parallel cancellation stages are employed. Analysis and simulation results in flat Rayleigh fading asynchronous channels with both perfect and non-perfect channel estimation, and with perfect ranking, indicate the accuracy of our analytical model. The concatenated scheme has the potential to reach the single user performance bound for up to K = 120 users when the processing gain is 127 and one serial and three parallel cancellation stages are used.
I. SYSTEM OVERVIEW
We are concerned here with a successive serial-parallel cancellation (SSPC) for cellular CDMA [1] [2] . The block diagram of the base station (BS) receiver employing our scheme is shown in Figure 1 . It has three major components: a sliding window block ranker (SWBR); a bank of successive serial-parallel cancellation (SSPC) receivers each having serial and successive parallel stages, and a data framer. In order to achieve ranking of each user's successive data bits, based on the received signal strength, the SWBR processes the received CDMA signals using a sliding window that provides the ranking information based on the centre bit of a 3-bit window that slides one bit at a time [3] . Likewise, the detection and cancellation processes in both the serial and parallel stages are performed on a 3-bit frame basis that corresponds directly to the 3-bit frame used in the sliding window ranking process. Although, the detection and cancellation processes are done on a 3-bit frame, only the data bits associated with the centre bit of the frame are generated at the output of the final parallel stage. The first SSPC receiver in Figure 1 processes all the users' data bits corresponding to the first window, while the third SSPC receiver processes all the users' data bit that corresponds to the third window while the fourth window is then processed by the first SSPC receiver, and so on. In this way, each successive bit of each user is processed. The configuration depicted in Figure 1 assumes that hardware delay lines are used to delay the bandpass signal ~( t ) .
If the received CDMA signals after down-conversion are first digitised and stored in memory, only a single SSPC receiver is required to process the signal.
A. Successive Serial Cancellation Stage
The successive serial cancellation stage (SSC) in the SSPC receiver uses successive serial cancellation to obtain reliable data estimates for interference regeneration. The strongest user signal identified by the SWBR is first CDMA detected to give the 3-bit sequence 61 in Figure 2 . The second CDMA receiver in the SSC operates on ~( t -7) -i l (t -71) to give a better estimates of data bits, namely, 6 2 . Note that 71, and the more generally ~k , relates to the delay of the CDMA signal over a users' radio channel. We CDMA code 6 2 and pass it through our estimate of user 2's channel to give another
is subtracted from r(t -27) and the user ranked third by the SWBR is used to recover bits 63, and so on. This process is repeated until the weakest signal is obtained.
B. Successive Parallel Cancellation Stage
Having regenerated a set of estimated and separable CDMA signal B j ( t -~j ) ; j = 1 , 2 , . . . K , forthe K users, we continue to seek an improvement to these estimates. This is achieved by deploying a sequence of successive parallel cancellation stages (SPCs). Figure 3 shows the first stage. The received signal r(t) delayed by a further T K , is applied to the input of the first SPC. For the first user, we subtract all the interfering CDMA estimates from r(t) to give an improved estimate of s l ( t ) which is CDMA decoded to give bits 6;. The same process is repeated for all the other users. If no further stage is required, the centre bit of the 3-bit block 5; for each user is sent to the data framer. The purpose of the data framer is to frame the output bits into respective user's demodulated bit stream. This is needed as the rank of each user's signal in a 3-bit block changes from block to block.
If additional parallel cancellation stages are required, the CDMA signal corresponding to the 3-bit block 6;
is regenerated for each user. This set of regenerated CDMA signals Sj(t-Tj);j = 1,2,...K, for the K users are then applied to the input of the second SPC. As before, for the first user, we subtract all the interfering CDMA estimates from an appropriately delayed r ( t ) to give a further improved estimate of s l ( t ) which is CDMA decoded to give bits 6: , and so on. This process is repeated for the next successive SPC, if required.
ANALYTICAL MODEL OF THE SSPC SCHEME
We only consider the reverse channel of a single cell CDMA cellular system. We assume that there is perfect open loop power control, the BS knows the spreading gold code sequences of each mobile station (MS), and there is perfect carrier and code phase synchronisation. At the k-th MS transmitter, the IC-th user's data sequence b k ( t ) is multiplied by a gold code sequence, C k ( t ) . The pulse shapes, h~( t )
of the the data and gold code signals are rectangular and the respective signals are b k ( t ) = E : = -, b, AT(t -nT) and
where bn is the n-00 th data bit having values of f 1 with equal probability, T is the data bit period, c, is the n-th chip having the values of f 1, T, is the gold code chip period, and T = NT,. There are N chips in one bit interval and this is also known as the processing gain. The BPSK signal of each MS transmitter is where Pk is the average transmit power and e k is the carrier phase, and wc is the carrier frequency in radians per second. For a flat Rayleigh fading channel the baseband channel impulse response for the channel used by the k-th MS is where cYk is the Rayleigh distributed amplitude, 7-k is the associated asynchronous delay with uniform distribution between [O,T), and @ k is the associated phase with a uniform distribution between [0,27r). The channel is assumed to be slow fading with parameters that are time invariant over one bit period. In the analysis of the serial stage, we do not address the impact of imperfect ranking and error propagation due to wrong data estimation in the previous receivers. Consideration is given to the impact of error propagation in the analysis of the parallel cancellation stages. We model the channel estimation errors for both phase, &k, and amplitude, AQk, as independent and identically dis- The unconditional k-th stage probability of bit error is where f k , K ( ( Y k ) is the PDF of the k-th ranked Rayleigh signal amplitude given by [7] F ( a ) K -k (1 -F(a))"-' f(a)
where f(a) and F ( a ) are the PDF and CDF of the Rayleigh distribution of the flat fading signal amplitudes having a mean square value of 1 and are given by f ( a ) = 2 a e x p (-a2) and F ( a ) = 1 -exp (-a2) , with, E[a3 = looo a; f j , K ( a j ) d ( a j ) . The average probability of bit error for the SSC stage is then obtained by by performing an arithmetic averaging of the individual probability of bit error at the output of each serial stage receiver over the total number of receivers.
B. SSPC Analytical Model
In order to formulate the complete analytical model for the SSPC receiver, we first need to model the impact of detection errors from the previous serial stage on the current matched filter output of the parallel stage. When a detection error occurs, then on average, the parallel cancellation process doubles the interference power for the case of perfect channel estimation and more than doubles it for imperfect channel estimation [SI.
The conditional SIR at the output of the matched filter for the strongest MS's signal is SIRpl,l and it can be shown [6] that
The unconditional average probability of bit error is To obtain the average probability of bit error for the next successive parallel stage, we proceed as before. However, now the residual MA1 variance due to detection errors in the previous parallel stage and channel estimation errors is contingent on the probability of bit error of each output of the previous parallel stage.
Assuming we deploy up to V ; t = 1 , 2 , . -V , SPCs, the residual MA1 variance for the j-th MS at the output of v-th SPC is Once the variance of Ep,,,j for the j-th MS is obtained we can proceed to obtain the probability of bit error, Pbp,, j .
ANALYTICAL AND SIMULATION RESULTS

I ,
The simulation of the SSPC scheme was done for flat Rayleigh fading channels having a Doppler bandwidth of 100 Hz. The processing gain was 127 and individual user's data transmission rate was 8000 b/s. Channel estimation errors were generated independently for each stage in both the serial and parallel stages according to the required variances.
A. Impact of Channel Estimation Errors
Figures 4 and 5 shows the analytical results of the average probability of bit error of the SSC, and SSPC schemes against the mean SNR per bit for different number of active users K . Figure 4 also includes simulation results, and in each figure the curve for a single user, K = 1, is displayed. When the number of users increases, the performance of the serial stage begins to degrade, and an error floor of close to 5~1 0 -~ occurs for K = 120. What is significant, is that the single user performance, K = 1, can be achieved with a further two stages of parallel cancellation for K = 60. For K = 120, the single user bound is obtained when three parallel cancellation stages are deployed. In Figure 6 , only the performances of the serial cancellation stage is shown as there is only a marginal improvement in going from serial to the parallel stages in the SSPC receiver for small number of users. This is because the dominant source of errors in the serial stage is due to the channel estimation errors and this is further bounded by channel estimation errors in the parallel stages.
IV. AN ADAPTIVE SSPC SCHEME
Let us consider an adaptive SSPC scheme that adapts according to two parameters, namely, the number of users K and BER. The block diagram of the adaptive SSPC receiver is depicted in Figure 7 . The SPC stages continue to be employed until BER 5 a, or when no significant improvement occurs compared to the previous cancellation stage.
In Figure 8 curve a and curve b show the variations of the average probability of bit error versus the number of active users when either the SSC alone or the SSC in conjunction with the SPCsub are used, for KT = 30 and 40, respectively and K = 60. Where three further stages of SPCs are employed curve d is realised, and this curve is identical with the one using the full serial stage follows by three SPCs. However, employing KT = 30, the delayed is halved for 60 users. Also shown in Figure 8 is curve c which depicts the performance of SSC when all the K CDMA signals are processed. the use of the Rayleigh fading simulator.
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